From 6e80fb8ab04f6c4f377e2fd422bdd1855beb7371 Mon Sep 17 00:00:00 2001

From: Alex Deucher <alexander.deucher@amd.com>

Date: Tue, 16 Feb 2021 10:57:00 -0500

Subject: [PATCH] drm/amdgpu: Set reference clock to 100Mhz on Renoir (v2)

Mime-version: 1.0

Content-type: text/plain; charset=UTF-8

Content-transfer-encoding: 8bit

Git-commit: 6e80fb8ab04f6c4f377e2fd422bdd1855beb7371

Patch-mainline: v5.12-rc1

References: git-fixes

Fixes the rlc reference clock used for GPU timestamps.

Value is 100Mhz.  Confirmed with hardware team.

V2: reword commit message.

Bug: https://gitlab.freedesktop.org/drm/amd/-/issues/1480

Acked-by: Christian König <christian.koenig@amd.com>

Signed-off-by: Alex Deucher <alexander.deucher@amd.com>

Cc: stable@vger.kernel.org

Acked-by: Takashi Iwai <tiwai@suse.de>

---

 drivers/gpu/drm/amd/amdgpu/soc15.c | 2 ++

 1 file changed, 2 insertions(+)

diff --git a/drivers/gpu/drm/amd/amdgpu/soc15.c b/drivers/gpu/drm/amd/amdgpu/soc15.c

index e865495d3ead..1221aa6b40a9 100644

--- a/drivers/gpu/drm/amd/amdgpu/soc15.c

+++ b/drivers/gpu/drm/amd/amdgpu/soc15.c

@@ -233,6 +233,8 @@ static u32 soc15_get_xclk(struct amdgpu_device *adev)

 {

 	u32 reference_clock = adev->clock.spll.reference_freq;

+	if (adev->asic_type == CHIP_RENOIR)

+		return 10000;

 	if (adev->asic_type == CHIP_RAVEN)

 		return reference_clock / 4;

-- 

2.26.2