From: Yongqiang Sun <yongqiang.sun@amd.com>
Date: Thu, 8 Jun 2017 14:26:40 -0400
Subject: drm/amd/display: disable dcc when reset front end.
Git-commit: 4c6e75989e8edd2bf9c22a70b2a838547cc6c6f3
Patch-mainline: v4.15-rc1
References: FATE#326289 FATE#326079 FATE#326049 FATE#322398 FATE#326166
Signed-off-by: Yongqiang Sun <yongqiang.sun@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Petr Tesarik <ptesarik@suse.com>
---
drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c | 2 +
drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mem_input.c | 15 ++++++++++----
drivers/gpu/drm/amd/display/dc/inc/hw/mem_input.h | 3 ++
3 files changed, 16 insertions(+), 4 deletions(-)
--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
@@ -825,6 +825,8 @@ static void reset_front_end_for_pipe(
if (!pipe_ctx->surface)
return;
+ pipe_ctx->mi->funcs->dcc_control(pipe_ctx->mi, false, false);
+
lock_otg_master_update(dc->ctx, pipe_ctx->tg->inst);
/* TODO: build stream pipes group id. For now, use stream otg
--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mem_input.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_mem_input.c
@@ -369,16 +369,22 @@ static bool mem_input_program_surface_fl
return true;
}
-static void program_control(struct dcn10_mem_input *mi,
- struct dc_plane_dcc_param *dcc)
+static void dcc_control(struct mem_input *mem_input, bool enable,
+ bool independent_64b_blks)
{
- uint32_t dcc_en = dcc->enable ? 1 : 0;
- uint32_t dcc_ind_64b_blk = dcc->grph.independent_64b_blks ? 1 : 0;
+ uint32_t dcc_en = enable ? 1 : 0;
+ uint32_t dcc_ind_64b_blk = independent_64b_blks ? 1 : 0;
+ struct dcn10_mem_input *mi = TO_DCN10_MEM_INPUT(mem_input);
REG_UPDATE_2(DCSURF_SURFACE_CONTROL,
PRIMARY_SURFACE_DCC_EN, dcc_en,
PRIMARY_SURFACE_DCC_IND_64B_BLK, dcc_ind_64b_blk);
+}
+static void program_control(struct dcn10_mem_input *mi,
+ struct dc_plane_dcc_param *dcc)
+{
+ dcc_control(&mi->base, dcc->enable, dcc->grph.independent_64b_blks);
}
static void mem_input_program_surface_config(
@@ -1072,6 +1078,7 @@ static struct mem_input_funcs dcn10_mem_
.mem_input_update_dchub = mem_input_update_dchub,
.mem_input_program_pte_vm = dcn_mem_input_program_pte_vm,
.set_blank = dcn_mi_set_blank,
+ .dcc_control = dcc_control,
};
--- a/drivers/gpu/drm/amd/display/dc/inc/hw/mem_input.h
+++ b/drivers/gpu/drm/amd/display/dc/inc/hw/mem_input.h
@@ -86,6 +86,9 @@ struct mem_input_funcs {
struct _vcs_dpi_display_ttu_regs_st *ttu_regs,
struct _vcs_dpi_display_rq_regs_st *rq_regs,
struct _vcs_dpi_display_pipe_dest_params_st *pipe_dest);
+
+ void (*dcc_control)(struct mem_input *mem_input, bool enable,
+ bool independent_64b_blks);
#endif
void (*mem_input_program_display_marks)(