Blob Blame History Raw
From: Charlene Liu <charlene.liu@amd.com>
Date: Mon, 31 Jul 2017 17:27:52 -0400
Subject: drm/amd/display: fix PHYCLK in formula.
Git-commit: f0f8b2db570bf3cdb6948cadb83e6dad0faf4c37
Patch-mainline: v4.15-rc1
References: FATE#326289 FATE#326079 FATE#326049 FATE#322398 FATE#326166

Signed-off-by: Charlene Liu <charlene.liu@amd.com>
Reviewed-by: Dmytro Laktyushkin <Dmytro.Laktyushkin@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Petr Tesarik <ptesarik@suse.com>
---
 drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c |    2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

--- a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c
+++ b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calc_auto.c
@@ -277,7 +277,7 @@ void mode_support_and_system_configurati
 			default:
 				break;
 			}
-			v->required_phyclk[k] = v->required_output_bw / 3.0;
+			v->required_phyclk[k] = v->required_phyclk[k] / 3.0;
 		}
 		else if (v->output[k] == dcn_bw_dp) {
 			v->required_phyclk[k] = v->required_output_bw / 4.0;