Blob Blame History Raw
From: Yongqiang Sun <yongqiang.sun@amd.com>
Date: Fri, 5 May 2017 16:33:11 -0400
Subject: drm/amd/display: Add 64KB_S_T and 64KB_D_T swizzle mode.
Git-commit: d4b4597384eac0e2d293912cf4cebded27246301
Patch-mainline: v4.15-rc1
References: FATE#326289 FATE#326079 FATE#326049 FATE#322398 FATE#326166

Signed-off-by: Yongqiang Sun <yongqiang.sun@amd.com>
Reviewed-by: Tony Cheng <Tony.Cheng@amd.com>
Acked-by: Harry Wentland <Harry.Wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Petr Tesarik <ptesarik@suse.com>
---
 drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c |    2 ++
 1 file changed, 2 insertions(+)

--- a/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
+++ b/drivers/gpu/drm/amd/display/dc/calcs/dcn_calcs.c
@@ -236,6 +236,7 @@ static void pipe_ctx_to_e2e_pipe_params
 		break;
 	case DC_SW_64KB_S:
 	case DC_SW_64KB_S_X:
+	case DC_SW_64KB_S_T:
 		input->src.is_display_sw = 0;
 		input->src.macro_tile_size = dm_64k_tile;
 		break;
@@ -253,6 +254,7 @@ static void pipe_ctx_to_e2e_pipe_params
 		break;
 	case DC_SW_64KB_D:
 	case DC_SW_64KB_D_X:
+	case DC_SW_64KB_D_T:
 		input->src.is_display_sw = 1;
 		input->src.macro_tile_size = dm_64k_tile;
 		break;