Blob Blame History Raw
From: Harry Wentland <harry.wentland@amd.com>
Date: Fri, 8 Sep 2017 10:25:25 -0400
Subject: drm/amd/display: Update include to bring in line with internal tree
Git-commit: a6def44598eb6b82992ffd696cfd7f027940e2cd
Patch-mainline: v4.15-rc1
References: FATE#326289 FATE#326079 FATE#326049 FATE#322398 FATE#326166

Signed-off-by: Harry Wentland <harry.wentland@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
Acked-by: Petr Tesarik <ptesarik@suse.com>
---
 drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c |    1 +
 drivers/gpu/drm/amd/display/include/dal_asic_id.h         |    1 +
 2 files changed, 2 insertions(+)

--- a/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
+++ b/drivers/gpu/drm/amd/display/dc/dcn10/dcn10_hw_sequencer.c
@@ -40,6 +40,7 @@
 #include "ipp.h"
 #include "mpc.h"
 #include "reg_helper.h"
+#include "custom_float.h"
 
 #define CTX \
 	hws->ctx
--- a/drivers/gpu/drm/amd/display/include/dal_asic_id.h
+++ b/drivers/gpu/drm/amd/display/include/dal_asic_id.h
@@ -112,6 +112,7 @@
 /* DCN1_0 */
 #define INTERNAL_REV_RAVEN_A0             0x00    /* First spin of Raven */
 #define RAVEN_A0 0x01
+#define RAVEN_B0 0x21
 #define RAVEN_UNKNOWN 0xFF
 
 #define ASIC_REV_IS_RAVEN(eChipRev) ((eChipRev >= RAVEN_A0) && eChipRev < RAVEN_UNKNOWN)